


## Interfacing CMOS & TTL families

Ref:

O/P current

O/P voltage



Characteristic

Characteristic


CMOS

4000

74CXX

(TTL)

74XX



$I_{IH}$

$I_{IL}$

$I_{OL}$

$I_{OH}$

1 mA

1 mA

0.4 mA

0.4 mA

1 mA

1 mA

4 mA

4 mA

40 mA


1.6 mA

16 mA


0.4 mA

driver → TTL

Load → CMOS





PULL-up Resistor



Power supply 5V

TTL  $\rightarrow$  5V (Power supply)  
 CMOS  $\rightarrow$  3.15V (Power supply)

TTL driver for High Voltage  
 of CMOS (3  $\rightarrow$  15V)



تأخر قليل  
 Low  
 تأخير قليل

# Emitter Coupled Logic (E.C.L)

$$T_{pd} < 1 \text{ ns} \approx 0.8 \text{ ns}$$

\* very fast than T.T.L


\* Power supply (-)

- Hard to interface

- used in main Frame Coupler

$$P_d = 40 \text{ mW}$$

Lower  
diss



$$V_0 \leq -1.7 \text{ V} \quad \text{Logic 0}$$

$$V_0 \geq -0.8 \text{ V} \quad \text{Logic 1}$$

(OR/NOR gate for ECL)

A, B (Low state  $\leq -1.7 \text{ V}$ )

at

$$\boxed{-1.3 > -1.7}$$

$$V_B > V_E$$

$Q \rightarrow \text{on}$

$Q_3 \rightarrow \text{on}$

$Q_1, Q_2 \rightarrow \text{off}$

Conduction  $\rightarrow$  Logic 0

A, B (High state  $\geq -0.8 \text{ V}$ )

$$\boxed{-0.8 > -1.3}$$

$$V_E > V_B$$

$Q_1, Q_2 \rightarrow \text{on}$

$Q_3 \rightarrow \text{off}$

output

( $Q_1, Q_2$ )  
low

Logic 0

( $Q_3$ )  
Low

Logic 1